

ABSTRACT

A method and an apparatus are used to efficiently translate memory addresses. The translation scheme yields a translated address, a memory type for the translated  
5 address, and a fault bit for the translation.

1064222-02502